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Abstract—Systems-on-Chip (SoC) design involves several chal-
lenges, stemming from the extreme miniaturization of the physical
features and from the large number of devices and wires on a
chip. Since most SoCs are used within embedded systems, spe-
cific concerns are increasingly related to correct, reliable, and
robust operation. We believe that in the future most SoCs will be
assembled by using large-scale macro-cells and interconnected
by means of on-chip networks. In this paper, we examine some
physical properties of on-chip interconnect busses, with the goal
of achieving fast, reliable, and low-energy communication. These
objectives are reached by dynamically scaling down the voltage
swing, while ensuring data integrity—in spite of the decreased
signal to noise ratio—by means of encoding and retransmission
schemes. In particular, we describe a closed-loop voltage swing
controller that samples the error retransmission rate to determine
the operational voltage swing. We present a control policy which
achieves our goals with minimal complexity; such simplicity
is demonstrated by implementing the policy in a synthesizable
controller. Such a controller is an embodiment of a self-calibrating
circuit that compensates for significant manufacturing parameter
deviations and environmental variations. Experimental results
show that energy savings amount up to 42%, while at the same
time meeting performance requirements.
Index Terms—Electrical parameter variations, interconnect for
networks-on-chip, low-power systems-on-chip (SoC), self-cali-
brating designs, VLSI design methodology.
I. INTRODUCTION
THE successful design of highly-complex Systems-on-Chips (SoC) depends on the availability of robust method-
ologies that allow designers to cope with two major challenges:
the extreme miniaturization of device and wire features, and
the extremely large scale of integration. Since most SoCs will
find their application within embedded systems, traditional
figures of merit, such as performance, energy consumption and
cost, will be as important as the first-design correct/reliable
operation and robustness.
The main design challenge of future SoCs will be to connect
efficiently many heterogeneous components into an effective
network which implements the desired functionality. On-chip
micronetworks [4] will become the central focus of the design
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process and will inherit a number of techniques and methodolo-
gies from today’s macronetworks, such as layered design and/or
packet-based communication.
Micronetwork design has been subject of recent research
activities in different directions. This article focuses on reliable
low-energy point-to-point communication, achieved by dy-
namic voltage-swing scaling (DVSS) on communication links,
and on control policies for DVSS. Without loss of generality,
we restrict our attention to bus-based on-chip communication.
We concentrate on the physical and data link layers, and we
show the essential features that are needed to provide a hard-
ware-based implementation of a DVSS scheme that can trade
off energy consumption for latency, while satisfying a given
reliability bound.
Specifically, robust and flexible communication design re-
quires reaching three objectives:
1) Performance requirements. A bus implementing a com-
munication channel should provide enough bandwidth to
support the required communication demand. Such de-
mand may not be precisely known at design time and it
may change drastically and dynamically during operation.
Obviously, the bus bandwidth needs not be kept at its peak
at all times. Therefore, the design versatility may greatly
benefit from a dynamic adjustment of the bus bandwidth.
2) Energy consumption. Studies have shown that wires
charging/discharging account for a significant fraction of
the total energy consumption (up to 40%–50% [24]). A
large share of this consumption is due to long high-ca-
pacity wires crossing the die and connecting different
subsystems. With larger die sizes and more subsystems
on chip, the fraction of power consumed in the commu-
nication is likely to grow. This calls for techniques to
reduce the energy consumed in on-chip communication.
3) Reliability and robustness. Communication reliability is
the probability (as a function of time) that no uncorrected
error occurs. Many technological factors challenge the
traditional reliability of digital CMOS design. Low-en-
ergy communication can be achieved using small voltage
swings but, together with supply voltage reduction, this
factor contributes to the decrease of noise immunity of
the communication implementation. Other factors of in-
creasing concern that can cause communication malfunc-
tions include electromagnetic interference (EMI) as well
as capacitive and inductive crosstalk.
Design robustness relates to the sensitivity of the design objec-
tives (e.g., performance and energy) with respect to manufac-
turing variations (e.g., gate-oxide thickness) and environmental
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changes (e.g., temperature). Since deep submicron (DSM) tech-
nologies push design to the very limits of the operational
envelope, robust design techniques must take into account un-
foreseeable variations (i.e., beyond specs) of manufacturing
and operation. Whereas robustness can be improved after man-
ufacturing by tight die grading, on-chip dynamic techniques
to enhance circuit robustness may significantly raise the die
yield.
This paper has two objectives. The first is to address an im-
portant aspect of the physical design of micronetworks, namely
design and policies for DVSS on communication busses. We
will describe control policies that address both dynamic fre-
quency and voltage swing scaling. We will report data—based
on detailed simulation of performance and power—which sup-
port the evidence that DVSS is both a practical and an effi-
cient solution to the physical implementation of communication
schemes. The second and broader goal of our methodology is to
show DVSS as a specific example of self-calibration for SoCs.
In a self-calibrating design, the operating point is chosen dy-
namically without any prior knowledge of the relation between
voltage-swing and actual circuit delay. We believe that self-cal-
ibrating designs will provide an important means of increasing
reliability and robustness in future DSM technology nodes.
A. Self-Calibrating Design
Current design methodologies are typically based on conser-
vative (worst-case) design approaches. Examples include phys-
ical design rules for layout, and delay estimates in static timing
analysis. We will be mainly concerned about the latter case,
since the performance/energy tradeoff is an outstanding issue
in system design. Some recent work on statistical timing anal-
ysis [1] focuses on better tolerating process variations. Nonethe-
less, clock frequencies are almost always set on the basis of the
longest propagation delay in the worst-case environmental situ-
ation (e.g., temperature, voltage, and local charge).
We believe that, within current design methodologies, the ob-
served trends in worst-case analysis may invalidate the benefits
of faster, scaled-down semiconductor technologies. Thus, large
capital investment for achieving deep submicron silicon fabri-
cation may not return competitive chips. Worst-case design will
show diminishing return in speed as devices and supply volt-
ages are scaled-down: the complex interaction of several phys-
ical factors will be harder and harder to model accurately, and
thus, will push designers toward increasingly conservative as-
sumptions. Whereas some research is ongoing to improve the
accuracy of worst-case static timing estimations (e.g., [27]), we
think that in some cases a more radical approach is needed. Oth-
erwise, a heavy price will be paid mostly in terms of the feature
whose containment is becoming the dominant success factor in
very many SoC applications: energy consumption.
Self-calibration addresses the designers’ uncertainty on
the value of some physical parameters, such as design man-
ufacturing parameters. It is conjectured that the spread of
physical parameters is deemed to increase, as design features
scale down, due to the ever increasing difficulty of controlling
the lithographic and patterning process. At the same time,
self-calibration makes design robust against other variations,
such as environmental parameters (e.g., temperature). In this
Fig. 1. Worst-case design typically results in a waste of resources—usually
silicon area and, more critically, energy. Points to would be used by
DVS techniques.
paper, we focus on self-calibration of voltage swings on busses,
to cope with energy reduction and information reliability
simultaneously.
Example 1: Fig. 1 illustrates the point with a simple qual-
itative example. Recall that the accurate knowledge of the
delay/voltage relation is key for many optimization techniques,
such as transistor sizing and dynamic voltage scaling (DVS).
The nominal relation between delay and supply voltage might
be worsened by the deviation of a number of physical phe-
nomena whose cumulative effect is expressed in the worst-case
relation. Therefore, at a given supply voltage , a designer
will assume the most conservative delay—that is, that the
operating point is not, for instance, but —and implement
the design accordingly. In fact, the actual device at a particular
instant is very likely to be operating in much more favorable
conditions and, for instance, have the actual lower delay indi-
cated by operating point . This implies the following energy
waste: operation at the reduced voltage would yield
the same performance the system has been designed for. A
less conservative operation in rather than would achieve
the very same user function in the same time but would save a
potentially significant amount of energy—roughly proportional
to the difference of the square of the supply voltages and
.
B. Related Work
1) Self-Calibration: The use of adaptive design techniques
in extremely aggressive designs is not new—in some specific
situations, it is commonplace. Researchers and practitioners
have gone a long way in some cases; for instance, in a
state-of-the-art processor, the regional clock skew is adaptively
tuned at power-up using relatively complex controllers to
compensate for local process variations across a single die [35].
Nonetheless, it is rather uncommon to use powerful digital
controllers, such as complex finite-state machines, when the
operating point of the transistors is involved, when the overall
design functionality is potentially jeopardised, and/or while the
circuit is operating: tight analogue feedback loops are generally
employed (e.g., phase-locked loops and delay-locked loops).
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We believe digital controllers can be used effectively in some
particular but practically important situations, namely when it
is possible to trade robustness for energy savings, when it is
feasible to check—with low overhead—whether the system is
operating correctly or not, and when the application has some
intrinsic tolerance to limited latency deviations.
It is worth mentioning that the whole idea of operating CMOS
devices at voltages below the worst-case characterization point,
and thus, in subcritical regions where errors might occur, has
seldom been investigated. In a recent paper [18], the possibility
of exploiting devices in subcritical regions for digital signal
processing (DSP) was presented; in that case, errors arising
from the subcritical voltages are compensated by the DSP
algorithms. Recently, a whole processor has been designed
without noise margin [2], giving an increased momentum to
self-calibration. Our goal is similar in the intents, but applies to
a different domain (communication instead of computation): it
can thus exploit classic techniques to achieve correct behavior
despite occasional errors.
2) Bus Encoding: One common technique used to minimize
power consumption on busses, is the choice of appropriate en-
coding schemes that reduce the switching activity without af-
fecting the signal information content [5], [32]. This approach
has been extended to account for interwire capacitances [21],
[31] and reliability issues [8], [9]. Bus encoding techniques have
shown effectiveness in reducing power consumption, although
the best results are generally achieved in specific environments
such as address busses. Researchers [22] have recently proposed
to dynamically adapt the redundancy of the encoding scheme.
The amount of redundancy is changed in function of the number
of errors observed. In fact, encoding is complementary to the
scheme described in this paper.
3) DVS: The classic silver bullet of power consumption re-
duction consists in using a lower supply voltage and, specifi-
cally for interconnects and busses, using low-swing signalling
techniques [34], [42]. Although very effective on the power
side, these techniques alone compromise significantly the ro-
bustness of the design and, instead of helping designers to ad-
dress new deep submicron effects, further complicating the de-
sign process. The proposed scheme makes judicious use of low-
swing communication while ensuring that the overall reliability
of the system is not decreased but, on the contrary, raised.
DVS is a now a well established and effective technique to
reduce the consumption of systems under given performance
constraints [3], [14], [28]. It is usually applied to adapt dy-
namically the speed of processors in PDAs to current computa-
tional requirements; it is now supported by several commercial
processors (e.g., Intel XScale, Mobile Pentium, and Transmeta
Crusoe). The technique is based on the characterization of the
devices at a number of different working points (pairs of supply
voltage and maximal operating frequency): they correspond to
a set of safe operating conditions computed or measured taking
into account all worst-case parameters—as, for example, points
to in Fig. 1. A transmission scheme applying DVS to
chip-to-chip interconnection networks has been recently intro-
duced [23]. Such a system is a direct extension of processor
voltage-scaling, and assumes the knowledge of a fixed rela-
tion between the voltage and frequency for safe operation. Our
communication scheme similarly extends the idea of DVS to
on-chip communications in the form of variable voltage-swing
signalling but does not rely on a priori knowledge of robust
working points.
4) On-Chip Micronetworks: The notion of transmitting
packetized information on chips goes back to the seminal
works of Dally [11], [12]. In the recent years, there has been
a renewed interest in developing novel network architectures
as well as tools and methodologies for protocol design. Full
surveys [4], [6], [39] described related work. Among the ac-
tivities in this domain, it is worth recalling: 1) the introduction
of new architectures for on-chip networking, such as SPIN
[15] and Octagon [20]; 2) the study of encoding schemes for
error-resilient communication [8], [9]; 3) various attempts to
use packet routing strategies [19], [26], [41]; and 4) efforts to
understand the impact of system software and middleware [7],
[10].
Despite a large body of work related to signaling [13], little
work has been done to support the specific design of micronet-
works at the physical layer. The aforementioned work by Shang
[23] is decoupled from error control. In our work, we consider
DVSS in relation to the three major goals for micro-network de-
sign: adaptive bandwidth, low-energy consumption, and error
resiliency.
C. Structure of the Paper
Section II introduces the main ideas of the paper and de-
scribes the architecture of the on-chip transmission system
which we propose to achieve the goals mentioned above.
Section III is devoted to the operation point policy and studies
some of its properties. Section IV describes relevant models.
Among others, we explain our abstraction for the communica-
tion channel and its bit error rate. Simulation results, based on
both artificial and real workloads, are discussed in Section V.
We point out the ability our system shows to exploit dynamic
bandwidth requirements, accommodate technology variations,
as well as design uncertainties. Lastly, Section VI concludes
with some remarks on the potentials of the presented scheme.
II. DVSS FOR ON-CHIP INTERCONNECTS
We consider a typical unidirectional point-to-point intercon-
nect between subsystems. Fig. 2(a) shows a qualitative view of
the classic interconnect: at the producer end, a first in–first out
(FIFO) or a similar buffer is used to decouple two subsystems
which may operate at different frequencies, and a large driver
(typically a chain of appropriately sized inverters) charges or
discharges the large capacitance represented by the intercon-
necting wires. A receiver (typically a CMOS gate) compares the
level of the line to a threshold and delivers the resulting infor-
mation to the consumer.
We add a few elements to the classic scheme, as indicated in
Fig. 2(b). A first extension of Fig. 2(a) in this direction is dis-
cussed in [40]. To reduce the energy consumed per bit, we apply
DVSS by controlling dynamically the driver swing and the cor-
responding receiver threshold. Electrical schemes to reduce the
voltage swing of the interconnect are known and well studied
[42]. Of course, the variable voltage swing impacts the speed at
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Fig. 2. The basic idea of a self-calibrating point-to-point unidirectional
on-chip interconnect. (a) The classic static scheme, with a FIFO to decouple
two subsystems. (b) The proposed self-calibrating scheme with the different
elements needed to achieve the desired goals.
which the interconnect driver is able to charge or discharge the
load capacitance, and thus the maximal reliable operating fre-
quency is reduced with lower swings. Hence, we need to adapt
the communication speed too, as in traditional DVS techniques.
The operation with lower swings makes communication more
sensitive to several noise sources; to cancel this effect, we intro-
duce an error detection encoding at word level on the source side
and we implement a typical Automatic Repeat reQuest (ARQ)
strategy, such as Go-Back-N [37]. In its simplest embodiment,
error detection is provided by a code (e.g., 8-bit CRC) which is
transmitted in parallel with the data. DVSS is also applied to the
additional (redundant) lines, which consume additional energy.
Nevertheless, energy savings achieved by the lower swing pro-
vided by our DVSS scheme outweight the energy required by
driving the additional lines.
We point out that our architecture can seamlessly be applied
to segmented busses. In this case, the same voltage swing is used
along all segments—which is possible as every repeater only
consists of an inverter supplied at . As matter of fact, we will
report in Section V conservative results which will only con-
sider the energy spent on the interconnect wires; in reality, the
repeaters will draw additional energy which also scales down
with our technique. We have modeled a segmented bus, and
found that the energy difference compared to a nonsegmented
bus amounts to only a few percents.
Such a controller must choose, as a function of bandwidth re-
quirements, safe voltage-frequency pairs from a set of possible
operating points. Therefore, it needs as input some information
on both bandwidth requirements and channel reliability. In sum-
mary, our system
1) uses a variable frequency and swing to trade off speed for
energy,
2) implements error detection and ARQ to guarantee reliable
communication, and
3) exploits a variable relation between operating frequency
and voltage swing to find the best safe operating point in
the current environmental conditions, by monitoring the
error rate.
In essence, the controller will provide the minimum voltage
swing such that communication is achieved at the requested
bandwidth and that the correction/retransmission rate is limited.
In the ideal case that all transmission errors could be detected,
our scheme would trade off transmission energy for additional
communication latency (i.e., tardiness). In practice, codes de-
tect only a subset of the possible transmission errors and unde-
tected malfunctions cause data loss or corruption: the residual
error rate can be seen as the failure rate of the communica-
tion channel. Thus, the overall objective of DVSS is to trade
off transmission energy for additional communication latency
under a transmission reliability bound.
A. Possible DVSS Architecture
In the present paper, we will focus on the feasibility and po-
tential advantages of such adaptive transmission scheme and on
the challenges of abandoning a conservative worst-case design
style. We will not detail some circuit design aspects such as the
implementation of the variable supply transmitters and receivers
(which we suppose achievable as a derivation from known tech-
niques [42]) nor the availability of on-chip efficient controllable
power supply sources (a key component for any DVS technique
and the object of many research efforts [16], [33]).
A more practical view of our system is represented in Fig. 3.
It represents in greater detail the idea of Fig. 2(b), adding some
necessary components that will be described in the following
sections. As the figure suggests, the data path is pipelined into
an encoding stage, a synchronizing stage, and a decoding stage.
Although, the choice of pipelining belongs to implementation
issues, our architecture relies on this fact to recover from
metastability. We have chosen in this case to perform error
detection and retransmission on a per word basis (a word is
what is read from the FIFO). One could very well imagine
that the ARQ strategy deals with packets of several words.
B. Self-Synchronising Encoding
There are several challenges to make the system robust under
the extreme conditions planned. The main problem is that we
are not trying to screen out and remove some relatively infre-
quent errors (as in most cases where error detecting codes and
ARQ protocols are used). Instead, we operate the system within
a small margin from where it becomes no longer operational. In
a sense, we will push our system to explore the operating space
and, thus, to become at times nonoperational. In this section, we
will analyze some of the related challenges and suggest possible
solutions.
The use of a simple spatial encoding (such as adding some
parity bits to the data word) is not sufficient. This encoding
would be effective to detect, for instance, that one bit has not
yet made a transition, due to crosstalk. Yet, if our clock is so fast
that the complete previous word is still present on the intercon-
nect [for example, when the sampling process is like Fig. 4(b)],
a pure spatial encoding would diagnose the result to be correct
and would not detect that the new word is simply not ready. In
other words, the bit-error probability which we will study
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Fig. 3. A possible architecture for the self-calibrating point-to-point unidirectional on-chip interconnect.
Fig. 4. A qualitative view of the sources of error in a self-calibrated
interconnect operating in too aggressive delay/voltage conditions. (a) Correct
operation after a sufficient delay. (b) Bit-errors due to the sampling after a
largely insufficient delay. (c) Risk of metastability in the receiver for slightly
too aggressive sampling times. (Note that the figure is simplistic in that a new
symbol would be emitted at the same time the line is sampled.).
in detail in Section IV-B does not express a bit-flipping proba-
bility: since we model the charging and discharging of intercon-
nect bit-lines—including timing errors such as those induced by
crosstalk—the bit-error probability models approximately the
probability that a line is sampled before it had the time to change
to its new state (see Fig. 4).
Instead of more classical self-synchronising codes [36], such
as 1-of-N schemes, we use the simpler scheme shown in Fig. 5.
Our error detection scheme works by 1) generating one addi-
tional bit, alternatively a 0 and a 1, which is not transmitted
but produced independently at the source and destination, and
2) computing and transmitting eight CRC-8 bits using the gen-
erator polynomial [37] on the data word
(e.g., 32 bits) padded with the generated bit. This bit ensures
that any two successive identical data words cannot have the
same encoding—hence, two successive 40-bit encoded words
on the channel may be identical only if an error has occurred. To
correct possible desynchronization errors between the toggling
Fig. 5. A possible self-synchronising encoding scheme. The error signal
detects also when the sampled word is still the last one correctly sent across
the channel.
flip-flops, they can be reset with the ARQ signal triggering a
resend.
The analytic assessment of the robustness of this scheme,
which combines a flipping bit and a CRC-8, is beyond the scope
of this paper. Some simulations were performed in VHDL with
a functional model of the channel that approximates an ana-
lytical bit-error rate model to be introduced in Section IV-B.
No residual undetected error could be observed over
random bits for raw bit-error rates up to . Fig. 6 shows the
residual bit errors as a function of high raw bit-error rates.
Although, by no mean specific to this encoding, one point
is worth mentioning: as the bit-error rate approaches unity, the
absolute number of undetected errors increases dramatically.
While this is no concern in typical application of error cor-
recting codes, where the error rate is assumed to be always
small, self-calibrating systems might operate briefly in regions
of extremely high bit-error rate: thanks to the flipping bit, our
encoding scheme has the important feature of detecting errors
when the raw bit error rate approaches unity. This feature is es-
sential to prevent the operation point controller using too ag-
gressive points where the bit error rate would be close to unity.
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Fig. 6. Residual bit error rate as a function of the raw bit error rate.
Other error-resilient encoding schemes can be applied. For
example, codes with stronger detection probability and/or under
different error models. It is also possible to avoid the additional
lines required to transmit the redundant codes, and to insert error
detecting codes in the data stream. These implies trading off la-
tency for area. A more subtle tradeoff involves the energy con-
sumed and error-detecting probability of various coding styles.
In this paper, we consider the parallel coding scheme of
Fig. 5, for the sake of simplicity. Nevertheless, we want to
stress that our approach is general, and can be combined with
different data formats, including packet encapsulation.
III. OPERATION-POINT CONTROL POLICY
This section deals with the operation-point control policy.
The problem is stated; we discuss the solution we bring from
the algorithmic point of view down to the implementation is-
sues. Let us now express the control scheme first mentioned
in Section II as a constrained optimization problem. Each time
the control policy is applied, the controller has to find the pair
which
1) minimizes the energy consumption,
2) meets a performance constraint, and
3) meets a reliability constraint.
In our system, minimizing the energy consumption is equivalent
to using the lowest possible voltage swing which does not
cause transfer errors (retransmissions). Namely, the controller
periodically reduces the voltage swing until retransmissions
occur to finally settle on the lowest voltage swing where no
retransmissions were recorded. The policy therefore minimizes
energy, while meeting a reliability constraint, since unsafe
operating points are avoided. As a matter of fact, operation
points causing retransmissions are neither energy efficient nor
do they meet tight reliability constraints (such as residual
word error rate of the order ). While the performance
constraint has to be set by an upper layer to reflect performance
changes during system operation, the reliability constraint is
assumed to be constant. For example, the controller has to
guarantee that no residual word error appears for, at least,
Fig. 7. Simplified operation-point control policy.
1 million transfers. Without loss of generality we will assume
both constraint constant in the sequel.
As Fig. 3 shows, in practice one can separate completely
an ARQ controller and a controller devoted to the choice of
the operating point. The former has the sole task to push all
words of data through the channel until they are communicated
without error, ignoring the channel parameters. In other words,
the ARQ controller only decides which words to push through
the channel. On the other hand, the operating-point controller is
in charge of picking the lowest frequency and voltage swing re-
quired to meet some communication constraint—such as an av-
erage delay: it decides how to communicate, checks if the choice
is appropriate, but ignores what is going through the channel.
Fig. 7 shows a very simplified control algorithm for the oper-
ating-point controller which memorises the best operating point
for each possible frequency. The controller performs indepen-
dently three tasks:
1) it records where are the best voltage/frequency points (that
is, for each possible frequency, it finds out the lowest
voltage swing usable). It does so from the experienced er-
rors and from periodic attempts to explore more aggres-
sive operating regions;
2) it chooses a frequency based on the delay constraint and
buffer fill level;
3) it chooses the voltage swing of the estimated best point at
the selected frequency.
Fig. 8(a) shows graphically how the operating point is se-
lected among a set of possibilities (one point per frequency)
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Fig. 8. Use and estimation of best operating points. (a) The control policy fixes
the operating frequency in function of the delay constraint; it sets the operating
voltage to the minimum value which has experienced error-free transmission. (b)
The controller raises the best voltage for a given frequency when experiencing
errors; otherwise, every several cycles, it attempts tentatively to reduce it to
ensure most aggressive operation.
which are approximately an estimation of Pareto operating
points. The most appropriate is chosen as a function of the
observed traffic and the delay constraint. Fig. 8(b) illustrates
the effect of the estimation process: Errors push immediately
the system to become more conservative (that is, to increase the
voltage swing associated with a given frequency). To ensure
the most aggressive operation, whenever the system works fine
for a given number of cycles (e.g., 500) the controller briefly
attempts to reduce the voltage at constant frequency; if there
are no observed errors for a few cycles (e.g., 50), the new point
is recorded as the best point at that frequency. Tuning these
counters allows to parametrise the controller behavior and
ensures the stability of the control policy.
A. Estimated Delay
In the sequel, we denote by packet a data chunk that is
buffered, encoded, transmitted, decoded and retransmitted if
needed. Our controller needs to estimate the expected packet
delay through the system. A comparison with the given delay
Fig. 9. Choice of the slowest frequency making possible to meet the delay
constraint. By convention, frequency index 0 corresponds to the fastest
frequency. K ; . . . ; K are constants that are hardwired for every frequency.
constraint will then result in decisions such as to increase or
reduce the channel operating frequency.
We denote by the expected delay that the last packet in
the FIFO queue will experience, which includes transmission
and queueing. We estimate it as follows:
(1)
where represents the queue size, that is, the number of packets
of words currently present in the FIFO buffer, and is
the expected number of cycles needed to send a packet of size
. Note that for simplicity, we choose to base our estimation
on the last packet in the queue, although this is not necessarily
the most likely to miss its transfer delay constraint. Actually, if
we model the system as a M/D/1 queue, finding out the most
slack critical element turns out to be a tough problem. As a re-
sult, tracking the most critical element is likely to cause a logic
overhead that will not be amortized by the additional savings it
allows. Moreover, due to the extremely low residual error rates
which are acceptable, we assume that in most cases, no retrans-
mission occurs—i.e., that the packet transfer succeeds at the first
attempt. Therefore, our controller assumes that does not de-
pend on the state of the channel ( and ) and represents
the latency of the system from the FIFO to the output (1 if the
system was not pipelined). As a result, is not a function
of , and this independence is key in our policy: it allows to
split the concerns and choose the frequency appropriate for the
deadline, first, and choose the voltage swing appropriate to the
frequency, next. As far as the implementation is concerned, the
controller has to find, among a discrete set of frequencies, the
slowest one that still meets the delay. Fig. 9 illustrates this se-
lection process.
B. Properties
After having introduced the control policy, we informally dis-
cuss natural questions that arise as to its optimality, stability,
and sensitivity to design parameters. We consider two design
parameters: the first one is the threshold mentioned in Fig. 7,
the second one is how slower the controller runs compared to
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Fig. 10. Evolution of one entry in the Pareto-voltage table. Level 4 is the
optimal Pareto voltage. The controller periodically attempts to reduce the Pareto
voltage. The controller mostly operates on the correct Pareto-voltage levels.
the datapath. The next three sections discuss the impact of these
parameters on optimality, stability, and sensitivity.
1) Optimality: The algorithm presented in Fig. 7 contains
two deviations from an optimal control approach:
• the slower controller clock, that results in the frequency
being adjusted not every cycle;
• the tracking of the optimal voltage (Pareto-voltage) asso-
ciated to every operating frequency.
We stress that the choice of is not approximated; perfor-
mance is only affected by how slower the controller runs. There-
fore, the first deviation from optimal control stems from im-
plementation reasons, while the second is intrinsic to the al-
gorithm. We study the impact of the slower controller clock
in Section III-B3, and show here that the way we track the
Pareto-voltage hardly affects the control quality. To do so, we
simulate the transfer of 100 000 words and a-posteriori deter-
mine the Pareto-voltage of every frequency. Then, we compare
the performance of our controller with another optimal con-
troller that knows which Pareto-voltage to use for every fre-
quency. First, Fig. 10 illustrates how the voltage level (given
a frequency) changes as time passes. The difference in perfor-
mance is minute: our controller saves 25% of energy in this case,
while the optimal controller saves one more percent. Both con-
trollers performs the same in term of average transfer delay and
residual word errors (none in both cases).
2) Stability: In our context, stability will translate into the
following properties:
• the FIFO level does not grow to infinity,
• after an uncontrolled disturbance (traffic variation or er-
rors), the controller eventually settles on an(other) oper-
ating point.
Because it tries to obey a delay constraint, the controller will
not let the FIFO fill level grow to infinity. It does only so in
pathological cases where the classical system’s FIFO would fill
too. This is even more evident as the self-calibrating system has
a maximum frequency larger than the classic one which suffers
Fig. 11. Sensitivity of various metrics to the threshold appearing in the
description of the controller algorithm.
worst-case limitations. The second bullet is granted by the algo-
rithm itself. The only point to discuss stems from the threshold
that governs the controller aggressivity. A too low value will
lead to undesirable voltage level oscillations. The next para-
graph shows that a wide range of values enable the system to
exhibit a sound behavior.
3) Sensitivity: We show here how relevant metrics such as
the energy, transfer delay, and residual word errors are affected
by the choice of the controller threshold and by how much
slower the controller runs compared to the data path. Recall
that the threshold determines how often the controller attempts
to set more aggressively the voltage level used for a certain
frequency. This threshold is henceforth related with the speed
of reaction to noise level changes. In addition to illustrating the
sensitivity to these parameters, the results presented guide us
toward a wide range of acceptable values. We have simulated
the transfer of 100 000 words (refer to Section V for more
experimental details). Fig. 11 shows that energy saving, words
transfer delay and residual word errors remain in desired in-
tervals over a wide range of threshold value. Fig. 12 illustrates
the impact of the ratio between the controller clock and the
data path clock. The controller is only allowed to run slower.
If the controller clock is too slow, the system behaves poorly
both in terms of energy saving and average delay. Because of
the violated delay constraint, energy efficient operating points
are excluded. On the contrary, if the controller clock is too
fast, the delay constraint is already met. At the same time, the
controller overhead in terms of gates becomes tangible and
decreases energy savings. The top two graphs of Fig. 11 do not
show any tradeoff—i.e., the larger the threshold, the better the
performance. The reason is that we did not modify during the
simulation the statistics of errors. As matter of fact, even large
threshold values do not hurt energy and delay figures since the
Pareto-voltage are constant over the whole simulation.
The next section briefly discusses the hardware cost of such
a controller.
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Fig. 12. Impact of the ratio between controller and data path clock on: (top)
energy saving and (bottom) average transfer delay. The dashed line represents
the target delay of the classic system.
C. Hardware Complexity
The implementation of the algorithm described in Fig. 7—al-
though considerably more detailed than what is shown—has still
a relatively low hardware complexity and requires an area equiv-
alent to a few thousand NAND-2 gates. The whole system con-
sists actually of 770 cells (230 sequential and 540 combinato-
rial). An accurate estimation of the energy consumed is given in
Fig. 15, assuming a discrete operation set of four voltages and
four frequency levels.
IV. COMMUNICATION CHANNEL AND ENERGY MODELS
This sections describes the underlying models for the com-
munication channel, noise, bit error rate, and energy.
A. Channel and Noise
We model the physical communication channel as a lumped
capacitive load, that is charged/discharged by the driver through
MOS transistors. For the sake of simplicity, we ignore dis-
tributed effects, and we assume that resistive and inductive
effects are negligible.
We consider two possible sources of noise. The first one is an
additive white Gaussian noise, modeling external disturbances.
The second error source captures the variability of the channel
cutoff frequency around its nominal value, representing the
effects of temperature, manufacturing conditions, etc., on the
propagation delay through the interconnect. We assume these
two noise sources to be uncorrelated. We further assume that
an error occurs if either the operating frequency exceeds the
channel cutoff frequency, or if the additive noise exceeds half
the voltage swing.
The channel cutoff frequency is defined as inverse of the
delay through the transmission wires. A simple expression can
be derived by assuming that delays are measured as the time for
the lumped capacitance to effect half a swing (i.e., ) and
by neglecting velocity saturation and channel length modulation
[38]:
(2)
• is the transistor transconductance, which depends on
the driver transistor dimensions and on some technolog-
ical parameters;
• is the interconnect capacitance;
• is the threshold voltage of the devices.
A more complex expression can be used when considering
velocity saturation and channel length modulation [29] as well
as sense amplifiers at the receiving end. Our control method-
ology does not depend on the delay modeling—this is only used
for simulating our design and can only have a limited numer-
ical impact on the results. We therefore refrain from using more
complex delay-models in our experiments.
We approximate the variability of and the additive noise
by two independent Gaussians. More precisely, we as-
sume that the ratio , which we denote by , is a Gaussian
random variable, with mean and standard deviation
and that the additive noise is a white Gaussian noise, with
standard deviation
Although on-chip disturbances are more accurately modeled
as burst noise, the white noise model developed here suffices to
prove our concept.
B. Bit Error Rate
With the model of the channel and of the noise sources de-
veloped in the previous section, it is now possible to express the
bit error rate as a function of and . Whether a bit will
be received correctly, for given values of and , depends
on the realization of the two random variables (which in turn
impacts ) and .
For the sake of simplicity, we make the following approxima-
tion: an error occurs if either the operating frequency ex-
ceeds the channel cut-off frequency , or the additive noise
exceeds half the voltage swing . This implies that the
contribution of intersymbol interference to the bit error rate is
neglected for , and is approximated to one other-
wise. After some computations, one obtains
(3)
where is the complementary cumulative Gaussian distri-
bution function
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Fig. 13. Contour plot of the bit error rate in the v and 1=F plan.
Eq. (3) is a generalization of the relation introduced in [17]. The
new relation takes into account some other, important sources of
errors. Fig. 13 shows a typical plot of in the plane.
One recognizes the critical zone where the circuit passes from a
faulty to a functionally correct state: for delay values sufficiently
above the critical value the probability of error is almost zero,
whereas the same probability is 1 for in regions where the circuit
is overconstrained.
In a classic system, which does not use ARQ for error detec-
tion, a word is wrong if any of its bits is wrong. Assuming
bit errors to be independent, identically distributed (i.i.d.), one
has therefore that the word error rate in a classic system is
. In our adaptive system, the introduction of the
error detecting code and of the ARQ policy reduces the number
of actual errors on the words exchanged between the two sub-
systems. The error detecting codes adds bits per word; we in-
dicate as the raw word error rate before detection, whose
value is ; it is of course larger than in
the classic system. However, the residual word error rate ,
which is the probability that an erroneous word is not detected
after having performed error detection, is much smaller. Its ex-
pression is a function of the encoding scheme and the
raw bit error rate
(4)
For instance, consider a system that uses a CRC code with
redundant bits added to each -bit word). To
achieve a residual word error rate , a classic system must
be designed to have a bit error rate of approximately .
On the other hand, the adaptive system with ARQ can tolerate
bit error rates up to approximately for the same residual
word error rate. At last, let us point out that the CRC check-bits
can as well be computed over a few words, building thus a mul-
tiwords packet. Doing so reduces the additional bit lines over-
head whereas it increases the latency, and makes retransmis-
sions more cost expensive. As a matter of fact, the packet size
becomes another design parameter, enabling new tradeoffs.
TABLE I
OPERATING RANGE OF THE SELF-CALIBRATING INTERCONNECT
C. Energy Consumption
Finally, we need to express the objective function which we
want to minimize. The energy consumed in the transmission
scheme is made of several contributions:
• the energy to transmit the bits of each message
word;
• the energy to transmit the additional redun-
dancy bits of the error detecting code;
• the energy to resend words when previous trial(s)
arrived corrupted to the receiver;
• the energy consumed by the logic of the ARQ and
operation points controllers, the encoder, the decoder and
the synchronizer;
• the energy lost in the voltage converter used to gen-
erate .
All but the first component are additional contributions of our
versatile scheme, which have no counterpart in the classic
system.
The energy per transmitted word is proportional, through
constants such as and the line flipping probability, to .
The energy consumed per word by the classic, nonadaptive
scheme only comes from bit flipping activity
(5)
The energy consumed per useful word by the adaptive scheme is
similar, but is worsened by both the need of sending redundant
information ( additional bits) and the need of resending some
words through ARQ because of transmission errors
(6)
Equations (5) and (6) give a comparison basis for the energy
consumed per transmitted word in the classic and adaptive
systems. We have neglected : the efficiency of state-of-
the-art voltage converters can be as high as (95%) [30]. In addi-
tion, we have neglected the energy overhead of three backward
control lines due to their very low switching activity.
V. SIMULATION RESULTS
We synthesized and simulated a self-calibrating 32-bit inter-
connect system, and we compared it with two kind of classic
fixed-swing systems. The first classic system transmits raw
unencoded data on 32 bits. The second one represents the
increasing concern with reliability of on-chip communication
(see for instance the implementation of practically all internal
buses of Itanium 2 [25]). This latter system uses an error
detecting code such as the one described in Section II-B and
retransmits corrupted words. We refer to the former system as
the classic one and to the latter as the classic with codec.
We model a typical 90-nm CMOS technology and noise
sources as follows.
• Nominal supply voltage: 1.0 V.
• Device threshold voltage: 0.2 V.
• Additive noise standard deviation: 0.04 V.
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Fig. 14. Transmission of a variable workload. Top: workload variation in time. Bottom: incurred frame delay in the classic system (low delay) and in the
self-calibrating interconnect (delay as close as possible to the imposed constraint—dashed line).
• Cut frequency average and standard deviation: 1000 and
70 MHz.
These technology data are needed for bit-error simulation
while the controller is completely technology independent.
We assume a 1-cm bus length. According to the technology
manual, the corresponding bit line capacitance amounts to 2.73
pF. Table I summarizes the operating range of the system. We
will present our results with delays and frequencies relative
to the two classic system. To calculate the energy advantage
of the self-calibrating system we will take into account all the
contributions described in Section IV-C, except the overhead
of the voltage converter. In particular, the energy overhead
incurred by the additional redundant wires is accounted for.
We present three experiments.
1) The first example focuses on the energy advantage of
dynamic bandwidth adaptation considering a realistic
MPEG-based workload and an artificial one.
2) The second example shows the energy advantage of dy-
namically tuning the operating point to actual technology
variations.
3) The last example illustrates the robustness of our system
to unpredictable noise sources.
A. Dynamic Bandwidth Adaptation
Modern multimedia algorithms have dynamically varying
requirements. Fig. 14 shows how the self-calibrating system
takes advantage of a time-varying MPEG workload. In the
bottom graph, one can observe that the adaptive system tries
to exactly match the bandwidth to the current needs: it slows
down the communication link to send every MPEG frame as
slowly as possible in the allotted time and, ideally, not any
faster. The operation at a lower frequency grants a tangible
Fig. 15. Energy breakdown of the self-calibrating interconnect.
reduction in average energy: the whole trace, consisting of 400
frames of several kilobytes each, requires 42% less energy with
a dynamically self-calibrating system compared to a classic
system, and 47% less energy compared to the classic system
with codec. Such a saving was achieved by letting the channel
controller run at half the frequency than the other components;
this reduces the energy consumption in the controller. Fig. 15
depicts how much each component of the self-calibrating system
contributes to the energy budget. One can notice that the
controller logic and the synchronizing registers, which are the
only contributions added in our scheme compared to the classic
system with codec, impose a relatively limited overhead (the
operation-point controller and synchronising registers account
for 16% of the total system energy). On the other hand, it
is interesting to note that the energy cost of the codec is not
fully negligible and about of the same order of magnitude.
As a last illustration of the energy saving resulting from
dynamic bandwidth adaptation, we expose both the classic
and the self-calibrating systems to various Poissonian work-
load of different traffic intensity. Each workload consists of
100 000 word generated according to Poisson arrivals. We re-
quire that, for each workload, the self-calibrating interconnect
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Fig. 16. Transmission of different Poissonian workloads. Top: energy saving
(with respect to a classic system) for various average transfer delay constraints.
The system becomes energy-inefficient only when the workload requires the
interconnect to always work at full speed. Bottom: average transfer delay of the
self-calibrating interconnect as a function of the classic system average transfer
delay.
offers the same average transfer latency as the one experi-
enced by the classic interconnect. Fig. 16 illustrates the energy
saving granted in this case. The top graph shows that even in
this more stringent situation, our controller manages to save
energy consistently in all those cases where the average delay
is not too constrained—only for tight constrains, the controller
energy overhead is larger than the diminishing savings. The
bottom graph shows the quality of the control policy which,
in almost all cases manages to match the performance of the
classic system.
B. Exploiting Technology Variations
Fig. 17 illustrates the effect of technology on the choice of
control points: On a poor wafer, simulated with a cut frequency
average of 875 MHz, the controller chooses mainly Pareto
points relatively close to the worst-case delay line. On a good
wafer, simulated with a cut frequency average of 1125 MHz, the
points chosen are mostly along a more aggressive delay-voltage
line and reflect the lowest delays experienced by the system.
In other words, our control policy is effective in “discovering”
the real delay-voltage characteristic of the technology without
making any assumptions on it. In both cases, the cut frequency
standard deviation has been reduced to 55 MHz to reflect its
lower indeterminacy on wafers of a defined quality. These
hypotheses result in 1% of the wafers being classified as good
or better than good, and poor or worse than poor. The simulated
traffic consists of an artificial workload of 100 000 words with
arrival times following a Poisson process. Table II summarizes
energy savings and relative performance of the self-calibrating
interconnect compared to the classic and classic with codec
systems; Fig. 18 illustrates the impact of wafer quality on
energy saving. As expected, for any type of wafer, the savings
improve with the relaxation of the timing constraints and are
dependent on the quality of the wafer. This fact can have a
very interesting effect in products designed early after the
introduction of a new technology node: at design time the
Fig. 17. Operating points used depending on technology variations.  !
classic system; + ! self-calibrating system on a poor wafer;  !
self-calibrating system on a good wafer. The bold line represents the worst-case
relation between delay and voltage.
TABLE II
ENERGY SAVINGS AND AVERAGE DELAY VARIATION, FOR DIFFERENT
WAFERS QUALITY, AND COMPARED TO THE CLASSIC, AND CLASSIC
WITH CODEC SYSTEMS
Fig. 18. Energy-latency tradeoff for different wafer quality. The better the
wafer, the more important the energy savings. The savings are with respect to
the classical system.
technology is poorly controlled and chances are that our system
will not save significant amounts of energy. Yet, as products
will go into production and the technology will mature, more
significant savings would be possible. Classic systems would
need a redesign, whereas our system will profit automatically
of the technology improvements.
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Fig. 19. Operating points used by the self-calibrating system in the presence
of strong noise.  ! classic system; +! self-calibrating system. The classic
system has a reduced yield under these conditions, while the self-calibrating one
moves to more energy-consuming, but safer operating points.
C. Robustness Toward Design Uncertainties
Fig. 19 simulates the effect of design hypotheses which have
turned out to be too optimistic after manufacturing, for instance
due to unexpected sources of on-chip noise. To simulate the
self-calibrating system with a higher noise, we raise the standard
deviation of the additive noise from 0.04 to 0.1 V and the
cut-frequency standard deviation from 70 to 90 MHz. It should
be stressed that the classic system is not expected to work any
more under these conditions: if, in the normal design flow,
any source of error is overlooked or underestimated—such as
crosstalk or other deep submicron second-order effects—the
manufactured chips may not work or have a very limited
yield. As the figure shows, the self-calibrating system adapts
to the strong noise by choosing less aggressive operating
points and by trading energy for robustness: energy savings
shrink to 4% and 16% for the classic system and classic with
codec respectively. As to the average latency, the increase
amounts to 4% compared to the desired behavior of the classic
system—but the interconnect operates correctly and avoids the
yield reductions incurred by the classic system.
VI. CONCLUSIONS
Our contributions are two fold. We have first presented a
general paradigm to cope with deep submicron design, where
physical parameters are characterized with a certain level
of uncertainty. We claim that achieving high-performance
and low-power consumption requires circuits that adapt their
operating point at run time, thus avoiding pessimistic design
assumptions that may offset the advantages of downscaling
silicon technology. Next, we have shown a specific embodiment
of self-calibration: we have described a self-calibrating circuit
that controls the voltage swing on busses, so that dynamic
power consumption is minimal for a required data rate.
We have outlined the scheme of an online controller that
we have synthesized and simulated extensively. Moreover,
we thoroughly estimated the incurred energy overhead. Our
experimental results show that self-calibrating circuits display
the features that, in our opinion, are important in future VLSI
designs. Specifically, we show that a self-calibrating intercon-
nect can save energy under some realistic workload and that
the energy saving depends on the quality of the manufactured
chips. We also show that, while the yield of a traditional system
reduces when the design is done with optimistic assumptions
on the noise sources, self-calibration allows a circuit to trade
energy for robustness without reducing the yield.
We believe that this kind of dynamically self-calibrating tech-
niques will be essential to exploit the potentials of future deep-
submicron VLSI technologies.
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